Background {#Sec1}
==========

Transparent conductive electrodes (TCE) are important components of photovoltaic and photonic devices, such as displays, light sources, detectors, and solar cells \[[@CR1]--[@CR6]\]. Most common TCE used today are based on doped metal oxides, such as indium tin oxide (ITO) \[[@CR7], [@CR8]\]. However, the relatively high cost, limited optoelectronic performance, and mechanical brittleness exclude these from many applications, such as in flexible displays \[[@CR9], [@CR10]\]. Recently, research progress in nanomaterials has opened new directions for alternative TCE: based on carbon nanotubes (CNT) \[[@CR11], [@CR12]\], graphene \[[@CR13], [@CR14]\], metal nanowires \[[@CR15], [@CR16]\], and metal grids \[[@CR17], [@CR18]\]. As an example, metal nanowires have been shown to combine the optoelectronic advantages with the low-cost manufacturing, including the high-through put roll-to-roll processing \[[@CR10], [@CR19]\]. In planar configurations, and on transparent, low dielectric constant substrates, their optical \[[@CR17]\] and/or photovoltaic \[[@CR20]\] performance has been comparable, or better than that of the commonly used ITO. Importance of the dielectric environment in controlling optical response of metallic nanoarrays has been also demonstrated \[[@CR21]\].

One of the most important areas where development of novel TCE has been critical is the solar photovoltaics (PV). Currently, while an excellent suppression of the reflection is achieved in crystalline silicon (c-Si) solar cells by the chemical surface texturing combined with the anti-reflection coating (ARC), a moderate conductivity of the overdoped underlying silicon requires a dense network of macroscopic metallic connecting bars/fingers \[[@CR22], [@CR23]\]. These, in turn, shadow the active surface of the cell, compromising the efficiency. To address this issue, in our previous work, we have developed a TCE based on metallic nanowires assembled directly in the micro valleys of a textured c-Si surface, like that employed in crystalline solar cells \[[@CR24]\]. These nanowires were formed from silver nanoparticles deposited directly on the surface, and subsequently transformed into wires by microwave or furnace sintering. This nanoparticle nanonetwork (NNN) achieved an impressive optoelectronic performance, with reflectance of \~16 % without ARC and \<5 % with ARC, as well as a good in-plane electrical conductivity of \~15 ohms/sq \[[@CR24]\]. A logical next step has been since to test this new TCE on a functional solar cell, by replacing the conventional screen-printed TCE. Here, we provide such a demonstration, made possible by an addition of a critically important step in the NNN processing: a "burial" of the assembled NNN under the silicon surface by metal-assisted chemical etching \[[@CR25], [@CR26]\]. The resulting buried NNN (BNNN) not only significantly improves the contact of the network to the silicon but also reduces the TCE reflectance, due to the hidden/cloaked nature of the buried network. We have successfully incorporated these steps of BNNN processing into the conventional c-Si solar cell manufacturing process, just after the junction formation and before the nitride deposition and processing. All the other processes remained unchanged, except that the expensive screen-printed TCE processing and firing steps have been eliminated. The resulting solar cell, not yet optimized, achieved power conversion efficiency only 14 % less than the conventionally processed c-Si control cell, but its manufacturing cost has been significantly reduced.

Methods {#Sec2}
=======

The fabrication process of the BNNN includes four major steps: silver ink preparation, coating of the textured Si (tSi) surface with the ink film (Fig. [1a](#Fig1){ref-type="fig"}), assembly/settling of nanoparticles (NP) in the valleys between the texture pyramids (Fig. [1b](#Fig1){ref-type="fig"}), the sintering of NP to form NNN (Fig. [1c](#Fig1){ref-type="fig"}), and finally "burying" NNN by etching to form BNNN (Fig. [1d](#Fig1){ref-type="fig"}).Fig. 1Schematic procedures for fabrication of BNNN TCE. **a** Deposition of silver ink film on the tSi surface. **b** Assembly/settling of NP in the valleys between the texture pyramids. **c** Formation of NNN by sintering. **d** Formation of BNNN by etching

Silver ink synthesis {#Sec3}
--------------------

The starting point in making BNNN TCE is the nanoparticle ink. The silver ink is produced by a typical wet-chemical method \[[@CR27], [@CR28]\], resulting in NP diameter of 100--200 nm. Making the ink involves reducing silver nitride (0.1 M) (99 %, Sigma-Aldrich) in an ethylene glycol solution in the presence of polyvinylpyrrolidone (PVP) (0.6 M) (MW ≈ 40000, Sigma-Aldrich) at 170 °C and stirring at 2000 rpm for 30 min. The ethylene glycol is both a reducer and a solvent, and PVP is a surfactant. This procedure is subsequently followed by centrifuging, rinsing, and re-dispersing the silver nanoparticles in methanol or ethanol.

Wafer texturing and p-n junction fabrication {#Sec4}
--------------------------------------------

In this work, we incorporate the BNNN processing into the standard c-Si solar cell fabrication. We begin this fabrication with silicon substrate texturing. A silicon Si (100) wafer (p-type, 1 Ω·cm resistance, 15.6 × 15.6 cm^2^) was textured in a standard alkali solution, and then before the PECVD doping to form the p-n junction, its native oxide was etched away in a 0.5 % diluted HF. The texturing resulted in micro-pyramid formation (typically \~1.5 μm tall and \~3 μm wide at base). PCl~3~ gas was used in the PECVD chamber as the n-doping source and the junction formed at the depth of \~300 nm. The processed wafer was subsequently washed in 1 % diluted HF solution to remove the phosphorous silicate glass (PSG), the unwanted by-product of the doping process. This was followed by the immersion of the wafer in de-ionized water for 10 min to remove the residual HF.

Nanoparticle deposition and sintering {#Sec5}
-------------------------------------

In the next step, the silver nanoparticle ink was spray-deposited on the surface of the textured and doped wafer. Within a few minutes, the capillary forces cause the nanoparticles to agglomerate in the deep valleys in between the texture pyramids. This process is enhanced with mechanical shaking of the wafer. At sufficient density, NP form continuous chains. However, a simple touching is not sufficient to assure good inter-particle contact, since NPs are coated with PVP insulating shells (by-product of their synthesis). To remove these, and to form continuous metallic wires by pre-melting, we implemented anneal/sintering in a microwave oven and in a furnace. The microwave sintering \[[@CR29], [@CR30]\] was done in a commercial microwave oven operating at 2.46 GHz, with the output power of 80 W. A typical exposure time used was \~10 s to selectively heat and sinter the silver nanoparticles into a continuous conducting nanowire network. The furnace sintering was done in a commercial rapid thermal processor (RTP) (RTP-500, Beijing Eaststar Labs) at temperature of 320 °C and duration of 10 s. The sintering resulted in the formation of well-conducting NNN.

Metal-assisted chemical etching {#Sec6}
-------------------------------

In the next step, we employed the metal-assisted chemical etching (MacEtch method \[[@CR25], [@CR26]\]) to "bury" the NNN under the silicon surface. The textured Si sample with NNN was immersed into an ethanol-based etchant composed of 4.6 M HF and 0.1 M H~2~O~2~. The chemical or electrochemical reactions occur preferentially near the noble metal NP in an etchant consisting of HF and H~2~O~2~. The possible cathode and anode reactions are as follows \[[@CR25], [@CR26]\]: H~2~O~2~ + 2H^+^ → 2H~2~O + 2 h^+^ at the metal (cathode reaction), and at the anode, the Si substrate is directly oxidized and dissolved in a tetravalent state as follows Si + 4 h^+^+4HF → SiF~4~ + 4H^+^ and SiF~4~ + 2HF → H~2~SiF~6~. With the Si oxidized and dissolved at the Si/metal interface by HF, the NNN sinks down (becomes "buried") into the silicon substrate. Simultaneously, NNN scale-sized pits form on the silicon surface (as shown in Fig. [1](#Fig1){ref-type="fig"}f). The pit depth increases gradually with the duration of etching. To minimize the energy consumption, and to make the process more compatible with a large scale manufacturing, we chose the processing temperature to be \~25 °C (room temperature). The etching lasted from 1 to 60 s. Then, the sample was washed in distilled water several times to remove etching solution, followed by etching in 5 % HF for 2 min to remove the silicon oxide layer. This was followed by a repeated washing in distilled water and finally drying at 150 °C for 2 min. This processing resulted in BNNN. The etching time rates can be varied with the concentration of etchant.

SiN processing {#Sec7}
--------------

In the next standard c-Si processing step, the hydrogen-doped SiN was thermally deposited and processed. This high-quality dielectric film serves double function. Firstly, it forms an ARC, which reduces the light reflection, and secondly, the hydrogen released from SiN during the heat processing passivates the silicon-nitride interface imperfections and thus increases dramatically the carrier lifetime. In our structure, modified by the presence of BNNN, the curing process occurs around the BNNN. This is different than in the standard process, where no metal is present at the silicon-nitride interface until the silver paste micro-particles deposited on the nitride are subsequently thermally forced ("fired") to diffuse through the nitride. Both these processes (silver paste screen printing and "firing") have been eliminated in our processing.

A continuous square Al film is used as a back contact deposited by thermal evaporation method. A crossed Ag strips (2 mm × 1.5 cm) is used as the front contacts to the BNNN on the front also by thermal evaporation. Before Ag strips deposition, the underneath SiN layer is etching away with protection of a crossed hollow mask.

Performance measurements {#Sec8}
------------------------

The morphologies of samples were characterized by a commercial SEM system (JEOL JCM-5700, Tokyo, Japan). We used an X-ray diffraction system (PANanalytical, X\`Pert-Pro MPD PW 3040/60 XRD with Cu-Kα1 radiation, the Netherlands) to do material analysis. The dark and illuminated *I*-*V* measurements of the solar cells were done with the solar simulator (Oriel Newport, USA). Both evaporations were done in thermal vacuum evaporations system (SKY Vacuum Technology Company, China). The reflectance was measured by employing the fiber optic spectrometer (Ocean Optics, USB 4000) and the integration sphere (Ocean Optics, FOIS-1). Silver NP area coverage was calculated by analyzing the SEM images via Photoshop CS5 software.

Results and discussion {#Sec9}
======================

Sample morphologies {#Sec10}
-------------------

Figure [2](#Fig2){ref-type="fig"} shows SEM images of nanoparticle morphologies on the textured silicon (tSi) after various steps of processing. Figure [2](#Fig2){ref-type="fig"}a shows the formation of continuous paths of touching nanoparticle chains in the inter-pyramid valleys (SEM images of the enlarged nanoparticle cluster around a pyramid are shown in Additional file [1](#MOESM1){ref-type="media"}: Figure S1a and b). Such a connected network forms when NP density exceeds the percolation threshold. Figure [2b](#Fig2){ref-type="fig"} shows NNN after sintering, and the corresponding BNNN is shown in Fig. [2c](#Fig2){ref-type="fig"}. Figure [2d](#Fig2){ref-type="fig"} is a magnified image of the BNNN, showing well-sintered (pre-melted) NP. Figure [2e](#Fig2){ref-type="fig"} shows also a magnified image of the BNNN, but with most of the NP etched away, showing clearly the etched pits (The cross-sectional BNNN sample is shown in Additional file [1](#MOESM1){ref-type="media"}: Figure S1c, and the red arrow points the buried silver nanoparticle cluster). The X-ray diffraction patterns were taken from BNNN on tSi and also from a bare Si are shown in Fig. [2f](#Fig2){ref-type="fig"}. The peaks can be assigned to (111), (200), and (220) planes of silver and the (100) plane of silicon. The absence of the Ag~2~O and SiO~2~ peaks demonstrates that neither the nanowires nor silicon have been oxidized during the sintering and the metal-assisted etching process. In addition, the XRD patterns also demonstrate that our samples contain only silver and silicon elements and are free of undesired impurities.Fig. 2SEM images of various morphologies of Ag nanoparticles on tSi at different stages of the processing: **a** chains of nanoparticles self-assembled in the inter-pyramid valleys, **b** NNN after sintering by RTP, **c** BNNN, **d** large magnification image of BNNN, **e** large magnification image of BNNN after removal of NP, showing the etching pits, and **f** XRD pattern of BNNN on tSi as compared to that for the bare silicon wafer. The scale bars in **a**--**c** are 10 μm and in **d** and **e** are 1 μm

Optical performance {#Sec11}
-------------------

To demonstrate the excellent optical performance of BNNN structures, we used in a series of samples the tSi substrate obtained by interrupting the standard solar cell processing (as described above) just before the SiN deposition. As discussed above, we expect that reflectance from such BNNN will be strongly reduced. Indeed, this effect is demonstrated in Fig. [3a](#Fig3){ref-type="fig"}, which shows evolution of the reflectance spectra of the BNNN, as a function of etching time; the reflectance for the etching times over 10 s time drops to less than 10 %. Note that in this test, we have not measured the conductivity of the BNNN TCE. This excellent optical performance of our BNNN is primarily due to the buried/subsurface nature of the metallic network (a direct reduction of the scattering), as well as the nanowires placement deep in the valleys between pyramids of the texture. This location causes a significant part of the reflected/scattered light from the network to be reabsorbed by the pyramids, thus enhancing the overall transmission into the silicon substrate. In addition, a plasmonic action similar to that involved in the extraordinary optical transmission further improves transmission into silicon \[[@CR31]\]. The reduction of the reflectance is only in small part due to increased absorption of radiation in silver. This has demonstrated experimentally in our previous work, by directly measuring the transmission through the silicon substrate in the near-infrared frequency range \[[@CR24]\]. Figure [3b](#Fig3){ref-type="fig"} compares the reflectance spectra of NNN, BNNN, and bare tSi. The reflectance of BNNN on tSi surface is clearly lower than that of NNN on tSi, but amazingly also much lower than that of the bare tSi.Fig. 3Reflectance spectra of **a** BNNN on tSi with p-n junction as a function of etching time and **b** NNN, BNNN, and bare tSi for etching time chosen to be 10 s

Electrical performance {#Sec12}
----------------------

The same samples were used to demonstrate an excellent electrical performance of BNNN, in this case used as the top contact to the p-n junction (with Al contact on the back). The current voltage (*I*-*V*) characteristics in the absence of illumination (dark) have been measured for various BNNN etching times. Figure [4a](#Fig4){ref-type="fig"} shows the best dark *I*-*V* characteristic (8-s etching time), compared with the dark *I*-*V* of a standard commercial cell. Clearly, the characteristics are almost identical, and in particular, the series resistance (*R*~s~ = dV/dI, in the rapidly changing current section of the curve) is practically the same as that of the commercial cell (\~1.8 Ω). Figure [4b](#Fig4){ref-type="fig"} shows *R*~s~ as a function of the etching time (*t*~e~). Clearly, *R*~s~ is not a monotonic function of the increasing *t*~e~, with a sharp minimum (\~1.8 Ω) at *t*~e~ = 8 s, essentially as low as for the commercial cell (solid square). This behavior is easy to understand as follows. As the BNNN "sinks" into silicon during the etching, *R*~s~ first diminishes, as the network approaches the junction located \~300 nm below the surface, and then rapidly increases when the network crosses, and thus damages the junction. While at the etching time of 8 sec *R*~s~ is minimal, the reflectance after SiN deposition, while not minimal. is still low, about 12 %. This shows that BNNN can be an excellent TCE for c-Si solar cells.Fig. 4**a** Dark *I*-*V* characteristics of the commercial (*dashed-dotted line*) and our best BNNN structure (*solid line*, *t* ~e~ = 8 s, optimal for *R* ~s~). **b** *R* ~s~ of BNNN structure (*solid line*) as a function of *t* ~e~, as well as that of a standard commercial cell (*solid square*)

The initial, fast decrease of *R*~s~ (shown in Fig. [4b](#Fig4){ref-type="fig"}) and the slight shift of the dark *I*-*V* characteristics of the BNNN cell towards lower voltages, as compared with that for a conventionally processed cell, indicate a large carrier recombination. This is an expected result of the commercial cell surface texturing. This recombination rate can be dramatically reduced by a passivation treatment with SiN \[[@CR32], [@CR33]\].

Performance of the BNNN solar cells {#Sec13}
-----------------------------------

After demonstrating the excellent electro-optical performance of BNNN on tSi, we have fabricated complete BNNN solar cells, using a commercial c-Si processing line. This was done by interrupting the conventional cell processing just before the nitride processing (like in the electro-optical performance tests) and deposited BNNN at optimal condition *t*~e~ = 8 s. Note that the optimal condition is for *R*~s~, not for reflectance. Subsequently, the wafer was returned back to the solar cell processing, commercial line for SiN deposition, and then removed again for reflectance measurements, contact deposition, and finally efficiency measurements. The conventionally processed, full wafer-sized control cell has the *I*-*V* characteristic (at "one sun" illumination, AM1.5) shown in Fig. [5](#Fig5){ref-type="fig"}a, and the efficiency of 17.85 %, which is similar to the standard commercial cells. Since our current BNNN manufacturing set-up assures high uniformity only in regions of size of about 1 cm × 2 cm, this sets up an upper limit on the size of our BNNN cells, which have been cut out of the processed wafers. In order to achieve the size parity with the conventionally processed, control cell, we have cut it also to the same size 1 cm × 2 cm as chosen for the BNNN cells and have processed contacts in the same way. Now, the cell efficiencies, measured on a small solar simulator, can be characterized by the efficiency reduction factor *r* = *η*/*η*~control~, where *η* is the BNNN cell efficiency. Table [1](#Tab1){ref-type="table"} displays values of *r* for the best BNNN cells S1 as S2. The *I*-*V* curves of a typical BNNN and control cells with sample size of about 1 cm × 2 cm are shown in Additional file [1](#MOESM1){ref-type="media"}: Figure S2.Fig. 5**a** *I*-*V* characteristics of the conventionally processed (on a commercial c-Si production line) control solar cell at "one sun" illumination (AM1.5). **b** Reflectance of BNNN solar cells (with etching time of 8 s, *dashed line* and *dotted line*) and the control (*solid line*)Table 1Efficiency reduction factors for BNNN cellsSolar cell typeEfficiency reduction factor *r* = *η*/*η* ~control~c-Si conventional1c-Si BNNN (S2)0.86c-Si BNNN (S1)0.72

Lower efficiency of the BNNN cells is primarily due to lower current density, which is clearly due to the higher reflectance of these cells, shown in Fig. [5](#Fig5){ref-type="fig"}. Note, that the sample "tSi + BNNN", reflectance of which is shown in Fig. [3](#Fig3){ref-type="fig"}b, is different from samples S1 and S2 (Fig.[5](#Fig5){ref-type="fig"}b). The sample "tSi + BNNN" is obtained with etching time of 10 s, not optimal for minimal *R*~s~, but samples S1 and S2 were obtained with etching time of 8 s, optimal for *R*~s~.

As discussed above, there is a rather narrow window where the etching time *t*~e~ yields BNNN which is both very conductive and weakly reflecting. In the electro-optical performance tests, this time was *t*~e~ = 8 s, but in the samples for the solar cell tests, which went through additional step of SiN processing, was most likely different. According to Fig. [4](#Fig4){ref-type="fig"}b, this dramatically changes the electro-optical performance. We expect that with better understanding and control of the BNNN processing, cell efficiencies can be increased to those of the conventionally processed cells, or possibly higher, keeping in mind the excellent result shown in Fig. [3b](#Fig3){ref-type="fig"}.

We stress that our BNNN solar cells are fabricated using a solution-processed method, less expensive than the standard production line process. We have estimated the cost of the full size BNNN solar cell to be \~\$0.4, with \~\$0.17 cost of nanoparticles and the rest the standard commercial processing costs, minus the screen printing and firing expenses. Cost of the conventionally processed solar cell (same size), including the screen printing and firing expenses is \~\$0.5. Thus, the BNNN solar cell processing costs are about 80 % of those of the conventionally processed cell, a potential dramatic advantage once the BNNN process is perfected to be used on full wafers, and with the BNNN cell efficiencies at least that of the conventional (commercial) solar cells.

Conclusions {#Sec14}
===========

In conclusion, we have demonstrated a novel, highly transparent and conducting electrode (BNNN), which provides a high-quality, ohmic contact to a textured crystalline silicon substrate. We demonstrate also preliminary results on the c-Si solar cells with BNNN, obtained by replacing the usual commercial screen-printed macro-electrode with our BNNN. The efficiency of our BNNN cell is only 14 % lower than that for the conventional/commercial control, while the manufacturing cost is only \~80 % of the commercial, because it avoids the two most expensive steps of the conventional processing: screen printing and subsequent firing. With better understanding and improvements in BNNN processing, we expect efficiencies of these cells to reach, or possibly exceed, the commercial cell efficiencies.
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